A bstracf-A systematic procedure is described for designing fmedfrequency and voltage-tuned GSAS FET oscillators for optimum Iarge-signat performance.
I. INTRODUCTION C ontinuing efforts to improve GaAs FET performance characteristics have predominantly been focused on amplifiers for both low-noise and high-power systems applications at increasingly higher microwave frequencies.
The GaAs FET is also an attractive candidate for use in efficient microwave oscillators, including broad-band tunable sources. From the point of view of nonlinear device operation, the two types of circuits are quite similar. Thus, except for a few secondary aspects, device technology and device characterization techniques developed for amplifier purposes can be readily carried over to meet GaAs FET oscillator design needs as well.
Prior to the development of methods for describing and predicting large-signal GaAs FET behavior, oscillator designs have relied chiefly on small-signal criteria. Although these criteria generally lead to accurate predictions of oscillating frequency, they are of limited value when it comes to optimizing efficiency and RF output power performance.
To cope with this difficulty, methods [1] It relies on a large-signal device model for de-embedding the dominant nonlinearities, leading to an exceptionally simple formulation of the optimum conditions for oscillation, while maintaining accuracy in predicting large-signal oscillator performance.
This paper presents a comprehensive description of the technique and its experimental verification, supplying the details necessary to apply the method and to judge its reliability in assessing large-signal oscillator behavior. The general design approach for fixed-frequency oscillators is discussed in Section II, followed by the experimental verification thereof with a 17-GHz oscillator circuit in Section III. The application of the technique to voltage-controlled oscillators is described in Section IV, with an example of a VCO, tunable from 7.4 to 13.1 GHz, presented in Section V.
II. DESIGN OF FIXED-FREQUENCY OSCILLATORS
A. Basic Requirements for Achieving Optimum Oscillator
Performance
The task of designing a transistor oscillator may be portrayed as that of synthesizing a three-port lossless coupling network ( Fig. 1 GaAs FET's as a whole. Hence, (4) has been adopted as a viable approximation for use with in the present approach.
With~(00) and P~~,, parameters that can easily be determined, (2) and (4) lead to explicit optimum solutions for P~( UO) and P~(uO) [2], included for later reference:
(5) By relying on these as principal design variables, the optimum gate-to-drain feedback and optimum load conditions, discussed earlier in terms of device-external power and impedance parameters, lend themselves to a particularly simple and coherent formulation.
C. Optimum Intrinsic Load Impedance
Due to the characteristics of the governing nonlinear mechanisms, the solutions for VI, Vz, and Z~~are all interrelated and, in principle, cannot be sought independently from one another. Nevertheless, it has been found that an independent approximation can be employed suc- Z~~( UO) is equal to the small-signal value of Ro. This value is implicitly used in designs that rely entirely on small-signal device information.
The optimum large-signal solution is determined by the value Z~~( COO)=R~LOPt which ' maximizes the available power at the drain-source port of the device for a given amplitude of V,. As visualized in Fig.  4 , large-signal and small-signal solutions are expected to differ considerably. It is also readily apparent that implementing a resistive value for Z~~( tio ) automatically leads to conjugately matched external device ports as prescribed by the resonance condition.
The optimum load-line resistance R~LOP, is a function of drive level. but asymptotically approaches a limit value as the device is driven into saturation. The actual drive level is determined by (2) and typically requires device operation at around 2 to 3 dB of gain compression.
The optimum load line under these conditions turns out to be very close to the limit case, suggesting the use of this limit value as an approximation to R~~OPt.
For given bias voltages, the limit value corresponds to the load line that yields the maximum product of current swing times voltage swing in the dynamic lCOM -Pj plane, with V, varying between the bounds determined by pinchoff and gate forward conduction (Fig. 4) . Simple graphical means can be applied to find the asymptotic load line, provided the bounding forward conduction I~oM -V2 curve is known. This curve could be acquired with the quasi-static modeling technique [9], based on four or five small-signal device S-parameter measurements at selected bias-voltage combinations.
The approach pursued here, though, is to establish an estimate derived from 1) the measured static device Z~~-V~~characteristics,
2) the similarity between these and the dynamic characteristics
[9], and 3) the knowledge of the small-signal values of the resistive model elements at the nominal bias point. The errors experienced when relying on this estimate for determining the asymptotic load-line impedance prove to be relatively insignificant when compared to uncertainties arising from typical spread in device characteristics. This assertion is supported by both of the oscillator examples investigated in detail later, whose designs rely on this approximation.
D. Optimum Intrinsic Voltage Feedback Conditions
The next step is to derive optimum values for VI and V2, v 1opt and V2 opt~t hat satisfy the feedback condition (2). This is accomplished by relying on the solutions (5) and (6) given in terms of device-external power levels and relating these to the intrinsic voltage variables VI and V2. As for the conditions at the conjugately matched drain port of the device ( Fig. 1) , the optimum power level l'~OP, to be substituted into (5) can be written as lJ'L@(%)12
PDopt(tJo)=y.
R .
LLopt (8)
The proportionality factor y can be estimated based on knowledge of the small-signal model parameters. Neglecting drain-to-gate feedback yields (Fig. 3 
with~~and R~the previously determined small-signal values for transconductance and drain-source resistance, respectively (Fig. 3) . Substituting (8), (10), and (11) into (5) and (6), while also taking the time-delay~ (Fig. 3) 
It is noted that this postulated expression is independent of device parasitic effects, unlike the approximation (4) which (14) replaces. The model topology permits these substitutions to be carried out without the need for an explicit matrix inversion. Assuming, again, the coupling network in Fig. 1 to be lossless, the power delivered to the 50-fi external load then follows from (1), noting the current direction convention used in Fig. 3 PIO,~(tiO)=Re {V~(tiO) .I~(~O)} +Re{V~(~O) "I:(uO)}.
Due to having neglected, in effect, parasitic feedback internal to the device when deriving (12) and (13), expression (15) will give a value for PIO,~that falls slightly short of the actual maximum. The deviation is typically of the order of 0.5 dB. The true optimum can be sought by repeating the evaluation of (15) for a series of perturbed values of V,~Pt and V20Pt consistent with (14). This simple iterative procedure was used in both of the oscillator examples to be discussed. The next step is to derive coupling network configurations that satisfy the boundary conditions specified in terms of the prescribed voltages and currents at the external device ports. Minimum complexit y" networks that provide the required four degrees of freedom contain three Tables I and 11. The final step in the design procedure is the physical implementation of the prototype network. This step is simple in a lumped-element design as might be requii-ed for monolithic realization. The next section shows an example of a distributed implementation, while' a semilumped circuit is discussed in Section V. with the physical implementation of the lossy load-related prototype element. An obvious approach to realizing the load element is to synthesize its prescribed optimum impedance function as the driving point impedance of a lossless two-port network terminated in the external 50-fl load resistor. This problem can be solved with conventional matching techniques. As for the tuning reactance, they should preferably be implemented in lumped-element form 'to preserve bandwidth.
In practice this is accomplished by using lengths of bond wire or other types of 
1'
For the circuit in Fig. 8 The optimum RF power level achievable for each frequency setting decreases with increasing frequency due to transistor gain rolloff. However, if merely an overall lower limit on output power is specified, it is possible to trade excess power available at the lower frequencies against additional bandwidth and relaxed physical realization constraints. This can be accomplished by allowing both the intrinsic load-line resistance and the intrinsic voltage feedback ratios to deviate from their respective calculated optimum values R~~opt and V2~Pt(00 )\ VI~Pt(@o), @L < @o s u~. A numerical optimization scheme analogous to the one applied to the design of a negative resistance VCO [13] can be employed to assist in the tradeoff evaluation. This approach has not been pursued in the present investigation. Rather, the example described in the following section illustrates how possible tradeoffs can be assessed and implemented without the need for sophisticated computational tools.
V. EXAMPLE OF A BROAD-BAND VARACTOR-TUNED OSCILLATOR
The goal set for this example was to achieve a flat output power response over the frequency range from 8.0 to 12.0 GHz utilizing the 750-~m total gate width of the two-cell 0.5-pm gate-length Avantek device [ 11] . Both T-and II-type configurations were investigated, applying the procedure outlined in the previous section. All II-type solutions disqualified themselves because of in-band antiresonances.
#-"l To illustrate this, the prototype load element impedance for the present VCO example has been plotted in Fig. 10 The capacitance ratios of the actual varactors used were in excess of 6:1, providing a larger tuning interval than initially specified, namely from 7.4 to 13.1 GHz. Measured and predicted RF output power responses are given in Fig. 13 , together with the associated gate and source varactor tuning voltages Vvã nd VvS, respectively. The agreement between experiment and prediction is judged to be well within the range of uncertainty determined by spread in device characteristics and circuit tolerances. The main purpose of the example has been to verify the viability of the design technique rather than to demonstrate, for instance, maximum bandwidth capabilities. It was noted, however, that disconnecting the two 50-0 stabilizing resistors increased the tuning range by an additional 500 MHz. This did not impair smooth tunability as long as the varactor bias voltages tracked monotonically according to Fig. 13 . However, unlike the situation with the stabilizing resistors in place, the signal exhibited a tendency to "break up" at midband frequencies when the tracking criterion was relaxed.
The present technique is based on the observation that two independent tuning elements are needed to obtain optimum performance with a given transistor. In order to assess the actual impact of the approach described here, a conventional single element tuning arrangement was simulated by holding Vv~fixed, while varying only the more frequency sensitive gate varactor bias voltage Vv~. Fig. 14 shows the tuning characteristics of the oscillator with the source varactor biased at Vv~= 5 V and Vv~= 11 V, respectively. The bandwidth in the latter case spanned 8.6 to 13.0 GHz, representing the maximum frequency range obtainable when restricted to tuning only at the gate. Thus, in this particular experiment, using two tuning elements as opposed to one leads to an increase in bandwidth of 30 percent. Even though this remains an isolated test example, it nevertheless provides insight into the practical significance of the role played by the second tuning element.
VI. CONCLUSIONS
A generalized approach to designing GaAs FET oscillators has been described. Among the distinguishing features are its reliability in predicting large-signal oscillator performance and the underlying simplicity of the overall procedure.
The crux of the method is to de-embed the nonlinearities of the transistor with the help of a circuit-type model, leading to a concise formulation of optimum oscillating conditions in terms of intrinsic voltage and current variables. It has been demons@ated that the essential information regarding device nonlinearities can be adequately 
